This paper analyzes in detail some theoretical aspects in the miidcling cif o proposed readout architecture fur pixel detectors. The readout architecture is designed for a chip containing about 3000 pixels of 50wm x 400pin. The main ob.iective is to pet the maximum pixel hit readout with the miniinuni probability of hit loss. Thc readout architecture is modeled as a Marcov stochastic process. The pixel front-end and readout are simulated and tested with Montccarlo data. The simulations allow to optimize the communication channel bandwidths and local buffering. The probability of system iiverflow of the simulatcd system is confronted with the one ohtaincd by modeling.
I. INTRODUCTION
Pixels Dctcctors are the future for iiic~st (if the inner tracker and \'crtcx detector systems in high energy physic cxpcrimcnts. The rcsolution depends on the pixel size and whether only digital or digital plus analog information is provided by the pixel front end amplifier and discriminator cell.
T h e present work has been done at Fermilah, as part of the specification and design of a pixel device to meet BTeV experiment requirements [I] . Since BTeV plans to use the pixel detector as part of the trigger system the most important requirement is readout speed [2] . The primary goal is to achieve a readout rate to cope with the number of hits generated by a luminosity cif ? * IO"p/cm' and a hunch crossing (BCO) time of 132 ns at Fermilb's Tevatron. BTeV pixel's detector consists of 93 parallel planes (31 triplets) o f 10 cm hv 10 cm placed perpendicul'arly to the direction of the beam. As shown in Figure I . the beam passes through the center cif the planes. information, This pointer is a two bit register which points to a set 01Time Stamp Registers (TSR) in its own EOC logic. Each TSR has its own link which connects it to all the pixel cells in the column. The Pixel Readout Controllers (PRC) readout pixel hits into o n chip FIFO buffers. The pixel hit readout is chronologically urganized hy its timc stamp. facilitating the work of the trigger proccssor and saving time in a very time critical job. Finally. the (lata is readout off chip from the buffers using : I high speed synchronous communication channel. The Output Data Controller (ODC) performs this task.
At readout time. all the columns start. in parallel, the readout of the pixels which match a specific TSR. A token passing mcchanisin is employed by tlic EOC logic to locate the hit pixels. A pixel grouping technique with a two level of hierarchy token passing provides a simple and very fast way of locatin2 hit pixels during the readout cycle [ 3 ] .
The purpose of the current papcr is to find a general framework to design a pixel readout architecture subject to the imposed requirements: maximum readout speed and minimum data loss. Data loss is caused by overllows of the internal resources (i.e. no more TSR rcgistcrs, or FIFO buffers available). An optimization of those rcsourccs is mandatory since they increase the so called "dead area" of the chip, the area which cannot he covered by pixel detectors.
The clock frequency and width of the data word provide the maximum or " p e a k , readout hit rate. However, since the hit rate in the pixel array is not a constant function of time, the mean readout h i t rate is necessarily smaller. Clearly, in order to maximize the chip's throughput, the Output Data Channel throughput must be maximized. The Pixel Readout links, the TSRs and the FIFO buffers should provide the necessary channel equalization (Fig. I) . The following analysis fixes the internal clock frequency ofthe Pixel chip to 26.5MHz with the exception o f the ODC which runs at 53MHz. The 26.5 MHz frequency was selected based on several facts: it is half the frequency o f the Tevatron's master clock used to synchronize the electronics, therefore synchronized to BCOs; it is low enough to be able to manage noise problems; and it will keep the power budget reasonable low. where: r2 = x2+ y2
The column hit rate can be obtained integrating (2):
In order to measure the Pixel Readout link throughput is necessary to calculate the pdf per column in the pixel array:
Here, p ( x ) represents the hit probability per column and per hit. If hit events are considered independent the total probability per column can be calculated as a binomial process: Figure 3 : Pixel array and beam possition where p : hit probability in the column of interest and q = l -/ i is the prohability of no hit. Also. Ii is the number of total hits and k the number of hits in the column under considerntion.
For instance, for n=5 hits. the liit probability ( P ( b 0 ) ) in column I is 0.3.
The occupancy of the TSR registers in each column and cach FIFO hulfer set can be modeled LIS Marcovian stochastic processes 171. The modeling is pcrlormed separately fbr every column. Unfortunately. the TSR process and the FIFO process are coupled and intluence each lither to some extent. To introduce the analysis of Marcov chains, we will lirst analyze only one ofthem, unconstrained hy the other process. Figure 4 shows a live state homogeneous Miircov chain rcprescnting the possible occupancy states of four TSR rcgi,tcrs. SO means that all 4 TSRs :ire empty and S4 that they Lire all full. neighboring state or staying in the current state. The goal is to predict the long term probability density vector and the overflow probability. The current Marcov chain model of the Pixel Readout system is aperiodic 2nd all its states arc recurrent. If we define pi(") as the probability of being in state j at time n, we can calculate the long term probability density vector vi as:
n *-
The solution is based on the fact that a stable state must accomplish:
where Y is the probability density vector of the long term and P is the Marcov chain's transition matrix. We see that v is an eigenvector of the P matrix. Then, solving for that system:
The probability of overllowing is given by making a transition to an imaginary state S5 from S4. This probability is simply />.vi. Then, can be calculated as:
To lind out the probability of overflowing in the particular case of the pixel detector we must find out the values of a, b and d However. since p ( x ) is monotone decreasing with x it sufficcs t i i analyze colunin I which gets the highest hit rate.
/I represents the prohahility of having one or more hits in column 1, hence. is a function cif the number of hits per BCO (Eq.(S)). Since the pixels are readout in groups of 4 pixels. b depends tin the group hit rate per Pixel Readout time cycle (37.711s).
(13)
The probability of a d transition can be calculated by taking conditional probabilities of the columns associated with the PRC. which is encharged of reading column I . The probability of making a d transition is the conditional probability of reading the last word of a particular TSR in column I given that PRC is reading column I times the probability that the PRC is reading column I . This can be expressed by: P(kx7 7,,.T = K a = I -R,,.i,,, P ( c~) can be calculated based o n the column probability and the number of columns feeding the Pixel Readout controller # I . This probability depends on the hit group rate and the column distribution.
The conditional probability P ( L p l c 1 ) depends on the number of hit groups in column I for a particular TS. hence, can be expressed as:
where P(lg), P(2g), P ( 3 g ) ..., represent the probability of having I , 2, 3... hit groups of a particular TSR. in column 1.
The coefficients 112. 113. 114, etc. represent the probability that the PRC is reading the last pixel of a TSR in column I , since all the pixels are equally probable. As said before. the TSR and the FIFO systems are coupled and influence each other. There are two ways of overcame this problem, to find an expression for the modilicd probability transition matrices of each system or to represent the complete coupled systems in one. The last solution is preferred when the total number of states of the Marcov process is not too hi : . The first case tests the column architecture using events as similar as possible to the data expected during BTeV experiment's run. These data have been generated by Montecarlo simulation of the BTeV pixel detector [6] . The data simulate 5000 events with 2 and 4 minimum bias particles per BCO, b-quark and c-quark events respectively. Two minimum bias particles per BCO are equivalent to a luminosity of 2*10"p/cm2. The collected charge are electrons and thc threshold to generate a hit is 2 0 0 0~-As described in the next suhsection, the ~o l u m i i architecture is capable of proccssing higher data rates than thc ones provided by the simulated BTeV events. As a consequence, a second simulation experiment tests the architecture to the limit of its capacity. For this purpose, the data is generated following the basic characteristics of the beam but controlling the hit rate production. The hit distribution has a probability distribution function which follows an inverse quadratic law of the distance between the pixel and beam. Both constant and random number of hits per BCO were simulated at various hit rates. rn P,, = b. Pk, ( 
16)
A. Column architecture simulution results using Figure 6 shows the probability of overflow as a function of 
5000
Figurc 7: Column archttecture channel utilization
The average token passing latency along a column is 16 ns which represents the mean value of the token psoccss hy one group times one half of the numbcr of groups in the token passing sequence.
Figures 8 a and h show the TSR and FIFO occupancy. In particular, Figure 8a plots the maximum number of TSR registers used in each column during the 5000 w e n t run. The TSR register occupancy docs not exceed 4 registers in any column. which is the upper bound after which the system starts loosing hits. The maximum number of FIFO registers used in this run is 2 which is very IOW. The most critical parameter is the ODC utilization since this is, by design, the system's bottleneck. The data must be pumped into the FIFO at a rate that can keep rhe output busy all the time and, in this way, using the full bandwidth of the data channel. Even when the RPC channel is only half the speed of the ODC channel, the data is transferred in a long word including the Pixel group's Column and Row address, and the 4 Pixels' digitized pulse height. The ODC, then, breaks it in two words and scquence them on the output channel along with the Time Stamp information. Figure 10 represents the data throughput of the internal channels, as the cumulative percentage of channel utilization. The input hit rate in this simulation run averages 6 Pixel hits every BCO. As shown, the ODC utilization reaches 100%. In other words, whenever the number of pixel hits is high enough to keep the pixel array not empty. the RPC pumps data into the FIFO faster than the ODC readout speed, and the ODC channel utilization reaches 100% of utilization. A similar result c m he observed in The Output Idle column in Table I I   2   2  2  2  3  Random  mean=2  Random  mean=3 without loosing data. Probabilistic and simulation studies show an average of 2.4 pixel hits per group with hits. This implies an average hit readout rate of 7 hits/BCO. This number certifies why the architecture works at only 35% of its capacity when processing the BTeV simulated data which averages 2.32 hits/BCO. The column architecture's peek hit readout rate, assuming maximum number of pixel hits per group and zero header information in the stream-out is 14 hits/BCO.
T S R Occupancq T S R
The last two rows of the table simulate a random hit rate and cluster size. They show that even at the same average hit rate. large events will increase the readout latency increasing the probability of overtlow on posterior events. This is due to the fact that large events increase the instantaneous or short term hit rate. Since the TSRs and FIFO buffers work as a shorl term equalization, they are sensitive to fast changes in the data, rate.
Finally, Table I shows how the system starts overflowing: when the hit group rate is raised higher that 2.82 groups/BCO, However, even when the system starts loosing data, it fail!; gracefully rejecting some events but still working overloadecl at its maximum capacity. As Table I The results of pixel overflow show a great deal of consistency with thc theoretical approach. Figure 1 I shows the percentage of hit overtlow versus hit rate for hoth the modeled and the simulated system. The overtlow for the average BTcV hit rate is 2.32 hitsiBC0 is almost negligible and is lower than 0.5% for a hit rate o f 6 hits/BCO.
I
Figure 11: Column architecture system ovcrtlow V. CONCLUSIONS General aspects in the modeling of a proposcd column based readout architecture for pixel detectors have been developed. The rcadout [if this architecturc has been modeled as a Marcov stochastic process. Furthermore, the pixel frontend and readout were extensively simulated and tested with various types of data. The readout architccture containing about 3000 pixels of 50pm x 400pm showed to be capable of delivering a higher data rate than the one expected for BTcV cxperiment. The modcling shows a gcneral path to thc analysis of compound Marcovian processes. The simulations provide a good knowledge on the eviilution of the internal variables associated with tlie proposed column architecture. Finally, the comparison between both approaches shows a great deal of consistency on the probability of overllow as a function of hit rate.
